Abstract
![CDATA[Performance evaluation is a serious challenge in designing or optimizing reconfigurable instruction set processors. The conventional approaches based on synthesis and simulations are very time consuming and need a considerable design effort. A combined analytical and simulation-based model (CAnSO ) is proposed and validated for performance evaluation of a typical reconfigurable instruction set processor. The proposed model consists of an analytical core that incorporates statistics gathered from cycle-accurate simulation to make a reasonable evaluation and provide a valuable insight. Compared to cycle-accurate simulation results, CAnSO proves almost 2% variation in the speedup measurement.]]
Original language | English |
---|---|
Title of host publication | Proceedings of the ASP-DAC 2009, 14th Asia and South Pacific Design Automation Conference, 19-22 January 2009, Yokohama, Japan |
Publisher | IEEE |
Pages | 564-569 |
Number of pages | 6 |
ISBN (Print) | 9781424427499 |
DOIs | |
Publication status | Published - 2009 |
Event | Asia and South Pacific Design Automation Conference - Duration: 19 Jan 2009 → … |
Conference
Conference | Asia and South Pacific Design Automation Conference |
---|---|
Period | 19/01/09 → … |