A low power neural recording amplifier with programmable gain and bandwidth

Balavelan Thanigaivelan; Janet Wiles; Tara Julia Hamilton

doi:10.1109/ISCAS.2012.6271732

A low power neural recording amplifier with programmable gain and bandwidth

Balavelan Thanigaivelan, Janet Wiles, Tara Julia Hamilton

Research output: Chapter in Book / Conference Paper › Conference Paper › peer-review

3 Citations (Scopus)

Abstract

In this paper we present the design and implementation of a low power neural amplifer which has two programmable gains in two programmable bandwidths. The bandwidths are programmable between 0.7-300Hz, suitable for measuring local field potentials and 1.95-5.4kHz, suitable for measuring action potentials. The amplifier achieves a maximum gain of 79dB in the higher bandwidth. A chip has been designed and implemented using a 0.5_m technology with 8 neural amplifiers. On average the neural amplifier consumes less than 14_W at 3.3V.

Original language	English
Title of host publication	2012 IEEE International Symposium on Circuits and Systems: ISCAS 2012: 20-23 May 2012, Seoul, Korea
Publisher	IEEE
Pages	2219-2222
Number of pages	4
ISBN (Print)	9781467302197
DOIs	https://doi.org/10.1109/ISCAS.2012.6271732
Publication status	Published - 2012
Event	IEEE International Symposium on Circuits and Systems - Duration: 20 May 2012 → …

Conference

Conference	IEEE International Symposium on Circuits and Systems
Period	20/05/12 → …

Access to Document

10.1109/ISCAS.2012.6271732

Cite this

@inproceedings{9534d6e32ed4433ea1ce7e8fefc6bb71,

title = "A low power neural recording amplifier with programmable gain and bandwidth",

abstract = "In this paper we present the design and implementation of a low power neural amplifer which has two programmable gains in two programmable bandwidths. The bandwidths are programmable between 0.7-300Hz, suitable for measuring local field potentials and 1.95-5.4kHz, suitable for measuring action potentials. The amplifier achieves a maximum gain of 79dB in the higher bandwidth. A chip has been designed and implemented using a 0.5_m technology with 8 neural amplifiers. On average the neural amplifier consumes less than 14_W at 3.3V.",

author = "Balavelan Thanigaivelan and Janet Wiles and Hamilton, {Tara Julia}",

year = "2012",

doi = "10.1109/ISCAS.2012.6271732",

language = "English",

isbn = "9781467302197",

pages = "2219--2222",

booktitle = "2012 IEEE International Symposium on Circuits and Systems: ISCAS 2012: 20-23 May 2012, Seoul, Korea",

publisher = "IEEE",

note = "IEEE International Symposium on Circuits and Systems ; Conference date: 20-05-2012",

}

TY - GEN

T1 - A low power neural recording amplifier with programmable gain and bandwidth

AU - Thanigaivelan, Balavelan

AU - Wiles, Janet

AU - Hamilton, Tara Julia

PY - 2012

Y1 - 2012

N2 - In this paper we present the design and implementation of a low power neural amplifer which has two programmable gains in two programmable bandwidths. The bandwidths are programmable between 0.7-300Hz, suitable for measuring local field potentials and 1.95-5.4kHz, suitable for measuring action potentials. The amplifier achieves a maximum gain of 79dB in the higher bandwidth. A chip has been designed and implemented using a 0.5_m technology with 8 neural amplifiers. On average the neural amplifier consumes less than 14_W at 3.3V.

AB - In this paper we present the design and implementation of a low power neural amplifer which has two programmable gains in two programmable bandwidths. The bandwidths are programmable between 0.7-300Hz, suitable for measuring local field potentials and 1.95-5.4kHz, suitable for measuring action potentials. The amplifier achieves a maximum gain of 79dB in the higher bandwidth. A chip has been designed and implemented using a 0.5_m technology with 8 neural amplifiers. On average the neural amplifier consumes less than 14_W at 3.3V.

UR - http://handle.westernsydney.edu.au:8081/1959.7/uws:41924

U2 - 10.1109/ISCAS.2012.6271732

DO - 10.1109/ISCAS.2012.6271732

M3 - Conference Paper

SN - 9781467302197

SP - 2219

EP - 2222

BT - 2012 IEEE International Symposium on Circuits and Systems: ISCAS 2012: 20-23 May 2012, Seoul, Korea

PB - IEEE

T2 - IEEE International Symposium on Circuits and Systems

Y2 - 20 May 2012

ER -

A low power neural recording amplifier with programmable gain and bandwidth

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this