Hybrid dual-mode low voltage dropout regulator with infinite impulse response digital filters

David Kwong-Heng Phoon, Tara Julia Hamilton, Julian Jenkins

Research output: Chapter in Book / Conference PaperConference Paperpeer-review

Abstract

![CDATA[In this paper we will demonstrate the implementation of a low-dropout hybrid regulator (LDO) that includes a continuous to discrete time feedback loop, in a 28 nm TSMC CMOS technology. The proposed LDO will be given an apriori signal to differentiate between low and high load current states. This mixed mode design is scalable ensuring the best regulation at different load currents for dual or multichannel LDO designs. It has a maximum overshoot of less than 5 mV and undershoot of less than 50 mV with steady state ripple of less than 5 mV. The maximum switching transient time to steady state regulation was found by simulation to be under 830 ps.]]
Original languageEnglish
Title of host publicationProceedings of the VII IEEE Latin American Symposium on Circuits and Systems (LASCAS), 28 February - 2 March 2016, Florianopolis, Brazil
PublisherIEEE
Pages195-198
Number of pages4
ISBN (Print)9781467378352
DOIs
Publication statusPublished - 2016
EventIEEE Latin American Symposium on Circuits and Systems -
Duration: 28 Feb 2016 → …

Conference

ConferenceIEEE Latin American Symposium on Circuits and Systems
Period28/02/16 → …

Keywords

  • filters
  • neural networks (computer science)
  • voltage

Fingerprint

Dive into the research topics of 'Hybrid dual-mode low voltage dropout regulator with infinite impulse response digital filters'. Together they form a unique fingerprint.

Cite this