Nauta OTA in a second-order continuous-time delta-sigma modulator

Astria Nur Irfansyah; Long Pham; Andrew Nicholson; Torsten Lehmann; Julian Jenkins; Tara Julia Hamilton

doi:10.1109/MWSCAS.2014.6908548

Nauta OTA in a second-order continuous-time delta-sigma modulator

Astria Nur Irfansyah
, Long Pham
, Andrew Nicholson
, Torsten Lehmann
, Julian Jenkins
, Tara Julia Hamilton

School of Engineering, Design & Built Environment

Research output: Chapter in Book / Conference Paper › Conference Paper › peer-review

7 Citations (Scopus)

Abstract

This paper discusses and shows the use of Nauta operational transconductance amplifiers as integrator elements in a second-order continuous-time delta-sigma ADC. The structure is studied in order to take advantage of its potentially high bandwidth operation and simple inverter-based structure for wide output voltage range in current and future CMOS process. The second-order continuous-time delta sigma modulator circuit is implemented in CMOS 65nm, with simulation results showing that 63.29-dB SFDR, and an SNDR of 58.11-dB or 9.36 effective number of bits are achieved, with a signal bandwidth of 8 MHz and sampling frequency of 1.024 GHz. Challenges related to implementation issues and their trade-off are discussed.

Original language	English
Title of host publication	IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS 2014): Bridging the Gaps Across Disciplines, College Station, Texas, 3-6 August 2014
Publisher	IEEE
Pages	849-852
Number of pages	4
ISBN (Print)	9781479941346
DOIs	https://doi.org/10.1109/MWSCAS.2014.6908548
Publication status	Published - 2014
Event	Midwest Symposium on Circuits and Systems - Duration: 3 Aug 2014 → …

Publication series

Name
ISSN (Print)	1548-3746

Conference

Conference	Midwest Symposium on Circuits and Systems
Period	3/08/14 → …

Keywords

delta-sigma modulation
inverters
metal oxide semiconductors, complementary
operational amplifiers
transconductance

Access to Document

10.1109/MWSCAS.2014.6908548

Cite this

Irfansyah, A. N., Pham, L., Nicholson, A., Lehmann, T., Jenkins, J., & Hamilton, T. J. (2014). Nauta OTA in a second-order continuous-time delta-sigma modulator. In IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS 2014): Bridging the Gaps Across Disciplines, College Station, Texas, 3-6 August 2014 (pp. 849-852). IEEE. https://doi.org/10.1109/MWSCAS.2014.6908548

@inproceedings{d30e4d76153d4b55ae725dc3bb2c729f,

title = "Nauta OTA in a second-order continuous-time delta-sigma modulator",

abstract = "This paper discusses and shows the use of Nauta operational transconductance amplifiers as integrator elements in a second-order continuous-time delta-sigma ADC. The structure is studied in order to take advantage of its potentially high bandwidth operation and simple inverter-based structure for wide output voltage range in current and future CMOS process. The second-order continuous-time delta sigma modulator circuit is implemented in CMOS 65nm, with simulation results showing that 63.29-dB SFDR, and an SNDR of 58.11-dB or 9.36 effective number of bits are achieved, with a signal bandwidth of 8 MHz and sampling frequency of 1.024 GHz. Challenges related to implementation issues and their trade-off are discussed.",

keywords = "delta-sigma modulation, inverters, metal oxide semiconductors, complementary, operational amplifiers, transconductance",

author = "Irfansyah, \{Astria Nur\} and Long Pham and Andrew Nicholson and Torsten Lehmann and Julian Jenkins and Hamilton, \{Tara Julia\}",

year = "2014",

doi = "10.1109/MWSCAS.2014.6908548",

language = "English",

isbn = "9781479941346",

publisher = "IEEE",

pages = "849--852",

booktitle = "IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS 2014): Bridging the Gaps Across Disciplines, College Station, Texas, 3-6 August 2014",

note = "Midwest Symposium on Circuits and Systems ; Conference date: 03-08-2014",

}

Irfansyah, AN, Pham, L, Nicholson, A, Lehmann, T, Jenkins, J & Hamilton, TJ 2014, Nauta OTA in a second-order continuous-time delta-sigma modulator. in IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS 2014): Bridging the Gaps Across Disciplines, College Station, Texas, 3-6 August 2014. IEEE, pp. 849-852, Midwest Symposium on Circuits and Systems, 3/08/14. https://doi.org/10.1109/MWSCAS.2014.6908548

Nauta OTA in a second-order continuous-time delta-sigma modulator. / Irfansyah, Astria Nur; Pham, Long; Nicholson, Andrew et al.
IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS 2014): Bridging the Gaps Across Disciplines, College Station, Texas, 3-6 August 2014. IEEE, 2014. p. 849-852.

Research output: Chapter in Book / Conference Paper › Conference Paper › peer-review

TY - GEN

T1 - Nauta OTA in a second-order continuous-time delta-sigma modulator

AU - Irfansyah, Astria Nur

AU - Pham, Long

AU - Nicholson, Andrew

AU - Lehmann, Torsten

AU - Jenkins, Julian

AU - Hamilton, Tara Julia

PY - 2014

Y1 - 2014

N2 - This paper discusses and shows the use of Nauta operational transconductance amplifiers as integrator elements in a second-order continuous-time delta-sigma ADC. The structure is studied in order to take advantage of its potentially high bandwidth operation and simple inverter-based structure for wide output voltage range in current and future CMOS process. The second-order continuous-time delta sigma modulator circuit is implemented in CMOS 65nm, with simulation results showing that 63.29-dB SFDR, and an SNDR of 58.11-dB or 9.36 effective number of bits are achieved, with a signal bandwidth of 8 MHz and sampling frequency of 1.024 GHz. Challenges related to implementation issues and their trade-off are discussed.

AB - This paper discusses and shows the use of Nauta operational transconductance amplifiers as integrator elements in a second-order continuous-time delta-sigma ADC. The structure is studied in order to take advantage of its potentially high bandwidth operation and simple inverter-based structure for wide output voltage range in current and future CMOS process. The second-order continuous-time delta sigma modulator circuit is implemented in CMOS 65nm, with simulation results showing that 63.29-dB SFDR, and an SNDR of 58.11-dB or 9.36 effective number of bits are achieved, with a signal bandwidth of 8 MHz and sampling frequency of 1.024 GHz. Challenges related to implementation issues and their trade-off are discussed.

KW - delta-sigma modulation

KW - inverters

KW - metal oxide semiconductors, complementary

KW - operational amplifiers

KW - transconductance

UR - http://handle.uws.edu.au:8081/1959.7/565555

UR - http://www.mwcas-2014.org/

U2 - 10.1109/MWSCAS.2014.6908548

DO - 10.1109/MWSCAS.2014.6908548

M3 - Conference Paper

SN - 9781479941346

SP - 849

EP - 852

BT - IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS 2014): Bridging the Gaps Across Disciplines, College Station, Texas, 3-6 August 2014

PB - IEEE

T2 - Midwest Symposium on Circuits and Systems

Y2 - 3 August 2014

ER -

Nauta OTA in a second-order continuous-time delta-sigma modulator

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this